

SCHEME FOR ELIMINATING THE EFFECTS OF DUTY CYCLE ASYMMETRY IN  
CLOCK-FORWARDED DOUBLE DATA RATE INTERFACE APPLICATIONS

Gareth D. Edwards

FIELD OF THE INVENTION

**[0001]** The present invention relates to a method and apparatus that enables data to be more reliably received in clock-forwarded double data rate interface applications.

RELATED ART

**[0002]** Inbound clock and data streams in the latest parallel double data rate (DDR) input/output (I/O) protocols, such as the 10-Gigabit Media Independent Interface (XGMII), have a level of permitted duty cycle asymmetry. Since these protocols carry information on both clock edges, this asymmetry directly affects the timing budget for an interface in a design. Typically, a digital clock manager (DCM) filters out the duty cycle asymmetry on the inbound clock signal. An example of such a DCM is present in the Virtex-II™ field programmable gate array (FPGA) family, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, and described in the Virtex-II™ Platform FPGA Handbook. However, the DCM does not affect the asymmetry in the associated inbound data stream. Consequently, the clock/data alignment at the clock falling edges will be degraded.

**[0003]** Fig. 1 is a block diagram of a clock management system 100 configured to receive data from a clock-forwarded source-synchronous and source-centered data bus. Clock management system 100 receives data (XGMII\_RX\_DATA) and a clock signal (XGMII\_RX\_CLK) from an XGMII bus. As is known to those of ordinary skill in the art, the XGMII timing specification is adapted from IEEE 802.3ae-2002.

**[0004]** The received data XGMII\_RX\_DATA is routed through data buffer 101 to the input terminals of input flip-flops 111-112. The received clock signal XGMII\_RX\_CLK is routed through clock buffer 102 to the clock input terminal of DCM 113. In response, DCM 113 provides an output clock signal CLK<sub>OUT</sub>, which is routed

EV000334560US

through clock buffer 103 to the inverting clock input terminal of flip-flop 111, the non-inverting clock input terminal of flip-flop 112, and a feedback input terminal of DCM 113.

**[0005]** Fig. 2 is a waveform diagram illustrating the timing of the received clock signal XGMII\_RX\_CLK and the received data XGMII\_RX\_DATA. Fig. 2 illustrates that the received clock signal XGMII\_RX\_CLK has a nominal period of 6400 picoseconds (ps). The received data XGMII\_RX\_DATA is only guaranteed to be valid, at best, 480 picoseconds (ps) from each of the rising and falling edges of the received clock signal XGMII\_RX\_CLK. Moreover, the duty cycle of the received clock signal XGMII\_RX\_CLK can vary such that the minimum pulse width of either polarity of the received clock signal XGMII\_RX\_CLK is 2500 ps (39% to 61% duty cycle).

**[0006]** As described below, with duty cycle correction enabled within DCM 113, the clock signal CLK<sub>out</sub> supplied by DCM 113 will have a nominal 50-50 duty cycle, regardless of the duty cycle of the received clock signal XGMII\_RX\_CLK.

**[0007]** Fig. 3 is a waveform diagram illustrating the timing of clock management system 100 if the received clock signal XGMII\_RX\_CLK and the associated data XGMII\_RX\_DATA each have a perfect 50-50 duty cycle. In this case, the inbound data XGMII\_RX\_DATA will be successfully clocked into the input flip-flops 111-112, because the data aligns with the edges of the received clock signal XGMII\_RX\_CLK.

**[0008]** Fig. 4 is a waveform diagram illustrating the timing of clock management system 100 if the received clock signal XGMII\_RX\_CLK and the associated data XGMII\_RX\_DATA are at the limits of the XGMII duty cycle specification. In this case, the falling edge of the received clock signal XGMII\_RX\_CLK occurs 2500 ps after the rising edge of the received clock signal. The associated data value (e.g., D1) is valid during the time period between 2020 ps (2500 ps - 480 ps) and 2580 ps (2500 ps + 480 ps) after the rising edge of the received clock signal XGMII\_RX\_CLK.

**[0009]** However, the duty cycle correction performed by DCM 113 causes the output clock signal CLK<sub>out</sub> to have a 50-50 duty cycle. DCM 113 therefore infers the position of the falling

edge of the received clock signal XGMII\_RX\_CLK from its rising edge, rather than the actual position of the falling edge. More specifically, DCM 113 causes the falling edge of the CLK<sub>OUT</sub> signal to occur at a time that is halfway between successive rising edges of the received clock signal XGMII\_RX\_CLK. Thus, for a clock period of 6400 ps, the falling edge of the CLK<sub>OUT</sub> signal occurs 3200 ps after each rising edge of the received clock signal XGMII\_RX\_CLK. Because the data values associated with the falling edges of the received clock signal XGMII\_RX\_CLK (e.g., D1, D3 and D5) are only valid until 2980 ps (2500ps + 480ps) after the rising edges of the received clock signal XGMII\_RX\_CLK, these data values (e.g., D1, D3 and D5), are not clocked into flip-flop 111.

**[0010]** It would therefore be desirable to have a clock management system that is capable of reliably receiving data on both edges of the received clock signal.

#### SUMMARY

**[0011]** Accordingly, the present invention provides a second clock management circuit in parallel with a first clock management circuit to handle the falling edge transitions of the received clock signal. Separating the handling of the rising and falling edges of the received clock signal provides two frequency-related but phase-independent clock signals to be used for the device input registers. This eliminates the contribution of duty cycle asymmetry from the receiver timing budgets.

**[0012]** More specifically, the present invention includes a clock management system that receives: an input clock signal having rising edges and falling edges, a first set of data values associated with the rising edges of the input clock signal, and a second set of data values associated with the falling edges of the input clock signal. A first digital clock manager provides a first clock signal in response to the input clock signal. The first clock signal has a first set of edges that are synchronous with the rising edges of the input clock signal. A second digital clock manager provides a second clock

signal in response to the input clock signal. The second clock signal has a second set of edges that are synchronous with the falling edges of the input clock signal. The first set of data values are latched in response to the first set of edges of the first clock. The second set of data values are latched in response to the second set of edges of the second clock. As a result, an asymmetric duty cycle in the input clock signal does not adversely affect the latching of data values.

**[0013]** The present invention will be more fully understood in view of the following description and drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

**[0014]** Fig. 1 is a block diagram of a conventional clock management system configured to receive data from a clock-forwarded source-synchronous and source-centered data bus.

**[0015]** Figs. 2-4 are waveform diagrams illustrating the timing of the clock management system of Fig. 1.

**[0016]** Fig. 5 is a block diagram of a clock management circuit in accordance with one embodiment of the present invention.

**[0017]** Fig. 6 is a waveform diagram illustrating the operation of the clock management circuit of Fig. 5, when the input clock signal and the associated input data values exhibit an asymmetric duty cycle.

**[0018]** Fig. 7 is a block diagram of a conventional clock generation module used to implement receiver clock phase alignment for single data rate (SDR) applications.

**[0019]** Fig. 8 is a waveform diagram illustrating the operation of the clock generation module of Fig. 7.

**[0020]** Fig. 9 is a block diagram of a clock management system in accordance with another embodiment of the present invention.

#### DETAILED DESCRIPTION

**[0021]** Fig. 5 is a block diagram of a clock management circuit 500 in accordance with one embodiment of the present invention. Clock management circuit 500 includes input flip-

flops 501-502, DCMs 511-512, non-inverting buffers 521-524 and inverting buffer 525. An input data value XGMII\_RX\_DATA is received by buffer 521, which provides this data value to data input terminals of input flip-flops 501 and 502. The associated input clock signal XGMII\_RX\_CLK is received by buffer 522, which provides this clock signal to the input clock terminal  $CLK_{IN}$  of DCM 511. In response, DCM 511 provides an output clock signal on output terminal  $CLK_0$ . This output clock signal is routed through non-inverting buffer 523 as the clock signal  $CLK_A$ . This clock signal  $CLK_A$  is provided to the clock input terminal of input flip-flop 501 and to the feedback clock input terminal  $CLK_{FB}$  of DCM 511.

**[0022]** DCM 511 causes the rising edges of the output clock signal  $CLK_A$  to be synchronous with the rising edges of the input clock signal XGMII\_RX\_CLK. The input data XGMII\_RX\_DATA is latched into input flip-flop 501 on each rising edge of the clock signal  $CLK_A$ .

**[0023]** Inverting buffer 525 receives the input clock signal XGMII\_RX\_CLK from buffer 521, and in response, provides an inverted clock signal XGMII\_RX\_CLK# to the input terminal  $CLK_{IN}$  of DCM 512. In response, DCM 512 provides an output clock signal on output terminal  $CLK_0$ . This output clock signal is routed through non-inverting buffer 524 as the clock signal  $CLK_B$ . This clock signal  $CLK_B$  is provided to the clock input terminal of input flip-flop 502 and to the feedback clock input terminal  $CLK_{FB}$  of DCM 512.

**[0024]** DCM 512 causes the rising edges of the output clock signal  $CLK_B$  to be synchronous with the rising edges of the input clock signal XGMII\_RX\_CLK#. The input data XGMII\_RX\_DATA is latched into input flip-flop 502 on each rising edges of the clock signal  $CLK_B$ .

**[0025]** Fig. 6 is a waveform diagram 600 illustrating the operation of system 500, when the input clock signal XGMII\_RX\_CLK and the associated input data values D0-D5 exhibit an asymmetric duty cycle. Note that the rising edges of input clock  $CLK_B$  are directly derived from the falling edges of the input clock signal XGMII\_RX\_CLK, rather than being inferred as

being 50% of a cycle after the rising edge of the input clock signal XGMII\_RX\_CLK. This advantageously eliminates the duty cycle asymmetry from the timing budget of clock management system 500. Moreover, DCM 512 advantageously tracks and corrects long-term changes in the duty cycle of the input clock signal XGMII\_RX\_CLK.

**[0026]** More specifically, at time  $T_0$ , the rising edge of the  $CLK_A$  signal is synchronous with the rising edge of the input clock signal XGMII\_RX\_CLK. As a result, the data value D0 is reliably latched into flip-flop 501 in response to the rising edge of the  $CLK_A$  signal.

**[0027]** At time  $T_1$ , the rising edge of the  $CLK_B$  signal is synchronous with the falling edge of the input clock signal XGMII\_RX\_CLK. As a result, the data value D1 is reliably latched into flip-flop 502 in response to the rising edge of the  $CLK_B$  signal. Note that clock management system 500 corrects the deficiency of clock management system 100 illustrated by Fig. 4.

**[0028]** The clock management system of the present invention can also be used in other applications, such as implementing receiver clock phase alignment for DDR applications. Receiver clock phase alignment for single data rate (SDR) applications is described in Xilinx Application Note XAPP622. The receiver clock phase alignment implemented by this Xilinx Application Note is briefly described below.

**[0029]** Fig. 7 is a block diagram of a conventional clock generation module 700 used to implement receiver clock phase alignment for SDR applications. Clock generation module 700 includes DCM 701, phase synchronization logic 702, output buffer 710, and registers 711-712 and 721-722. Fig. 8 is a waveform diagram 800 illustrating the operation of clock generation module 700. The operation of clock generation module 700 is described below with simultaneous reference to Figs. 7 and 8.

**[0030]** In general, clock generation module 700 generates an output clock signal  $CLK_{ddr}$  in response to a synchronizing signal RX\_SYNC and an input clock signal, REFCLK. DCM 701 implements a divide-by-2 attribute, such that the frequency of the  $CLK_{ddr}$  signal is half of the frequency of the REFCLK

signal. Data values RX\_data[15:0] are associated with each cycle of the REFCLK signal.

**[0031]** The RX\_SYNC signal is a single data rate (SDR) clock signal, which has twice as many transitions as the data RX\_data[15:0]. When the clock generation module 700 is reset, DCM 701 locks on the REFCLK signal, with a zero phase adjustment (see, waveform CLK\_dds<sub>1</sub>). After DCM 701 has locked, phase adjustment block 702 will increment the phase of the CLK\_dds signal (via the PS\_INCDEC and PS\_EN signals) until the RX\_SYNC registers 711-712 and 721-722 are correctly latching steady logic "0" values at the rising and falling edges of the CLK\_dds signal. Phase adjustment block 702 increments the phase of the CLK\_dds signal until at least one of the values provided by registers 721-722 is no longer zero (see, waveform CLK\_dds<sub>2</sub>). At this time, the phase count identifies the end of a data window (zero\_end).

**[0032]** Phase adjustment block 702 continues to increment the phase of the CLK\_dds signal until both of registers 721-722 are providing steady logic "1" values at the rising and falling edges of the CLK\_dds signal (see, waveform CLK\_dds<sub>3</sub>). At this time, the phase count identifies the beginning of the data window (ones\_start).

**[0033]** If the phase count for the end of the data window (zero\_end) is greater than 75% of the SDR period, the phase count associated with the center of the valid data window (window\_center) is determined by the equation:  $(\text{zero\_end} + \text{ones\_start})/2 - 64$ .

**[0034]** If the phase count for the end of the data window (zero\_end) is not greater than 75% of the SDR period, then phase adjustment block 702 continues to increment the phase of the CLK\_DDR signal until the end of the next steady zero stream is reached. At this time, the phase count identifies the end of the next data window (zero\_end2). The phase count associated with the center of the valid window is then determined by the equation:  $(\text{ones\_start} + \text{zero\_end2})/2$ .

**[0035]** Phase adjustment block 702 causes DCM 701 to generate the CLK\_dds signal with a phase offset associated with the

center of the valid window (waveform CLK\_dds). The data (RX\_data[15:0]) is then latched in response to the rising and falling edges of the CLK\_dds signal. However, note that only the rising edges of the CLK\_dds signal are aligned with the center of the valid data window, while the falling edges of the CLK\_dds signal are assumed to occur half a cycle after the rising edges. Thus, clock generation module 700 is susceptible to errors if the REFCLK signal has an asymmetrical duty cycle.

**[0036]** Fig. 9 is a block diagram of a clock management system 900 in accordance with one embodiment of the present invention. Clock management system 900 includes a pair of clock generation modules 901 and 902, each of which is identical to clock generation module 700 (Fig. 7), and an inverter 903. Clock generation module 901 is configured to receive the REFCLK signal, the RX\_SYNC signal and the RST signal, and therefore operates in the same manner as clock generation module 700 to generate the clock signal CLK\_dds, which has edges aligned with respect to the rising edges of the REFCLK signal. The rising edges of the CLK\_dds signal are used to clock in even data words (Word 0, Word 2, etc.) in the data stream RX\_data[15:0].

**[0037]** Clock generation module 902 is configured to receive the inverse of the REFCLK signal from inverter 903, the RX\_SYNC signal and the RST signal. As a result, clock generation module 902 operates in a similar manner to clock generation module 901. However, clock generation module 902 generates a clock signal CLK\_dds, which has edges aligned with respect to the falling edges of the REFCLK signal. The rising edges of the CLK\_dds signal are used to clock in odd data words (Word 1, Word 3, etc.) in the data stream RX\_data[15:0].

**[0038]** Although the invention has been described in connection with several embodiments, it is understood that this invention is not limited to the embodiments disclosed, but is capable of various modifications, which would be apparent to one of ordinary skill in the art. For example, although the invention has been described in connection with the XGMII timing specification, it is understood that the present invention is applicable to any double data rate application. Moreover,



although the present invention has been described in connection with a digital clock manager (DCM), it is understood that the clock management scheme of the present invention can also be used in connection with delay-locked loop (DLL) circuits or phase locked loop (PLL) circuits that are typically configured to provide an output clock signal having a nominal 50-50 duty cycle. In addition, although inverter 525 provides the inverse of the input clock signal to the second DCM 512, it is understood that the second DCM 512 may have the ability to use either the rising edges or the falling edges of the input clock signal as reference edges. In this case, the inverting buffer 525 at the input terminal of the second DCM 512 is redundant. Thus, the invention is limited only by the following claims.